









Bib Data Sheet



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

SERIAL NUMBE 09/591,621	FILING DATE 06/09/2000 RULE _	CLASS 703		GROUP ART UNIT 2763		ATTORNEY DOCKET NO. 99-LJ-186		
APPLICANTS Vidyabhusan Gupta, Palo Alto, CA ;								
** CONTINUING DATA **********************************								
** FOREIGN APPLICATIONS ************************************								
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 08/23/2000								
Foreign Priority claimed yes no 35 USC 119 (a-d) conditions yes no Met after met Allowance Werified and Acknowledged Examiner's Signature Initials			STATE OR COUNTRY CA	SHEETS DRAWING 3	TOTA CLAIM 28		INDEPENDENT CLAIMS 3	
ADDRESS Lisa K Jorgenson STMicroelectronics Inc 1310 Electronics Drive Carrollton ,TX 75006								
TITLE System and method for designing and optimizing the memory of an embedded processing system								
RECEIVED N	EES: Authority has been gi o to charge/cre o for following:	ority has been given in Paper to charge/credit DEPOSIT ACCOUNT for following:			All Fees 1.16 Fees (Filing) 1.17 Fees (Processing Ext. of time) 1.18 Fees (Issue) Other Credit			